Valleytronics in merging Dirac cones: All-electric-controlled valley filter, valve, and universal reversible logic gate

Yee Sin Ang,1,* Shengyuan A. Yang,1 C. Zhang,2 Zhongshui Ma,3,4 and L. K. Ang1,†

1SUTD-MIT International Design Center, Singapore University of Technology and Design, Singapore 487372
2School of Physics, University of Wollongong, NSW 2522, Australia
3School of Physics, Peking University, Beijing 100871, China
4Collaborative Innovation Center of Quantum Matter, Beijing 100871, China

(Received 4 July 2017; revised manuscript received 13 October 2017; published 13 December 2017)

Despite much anticipation of valleytronics as a candidate to replace the aging complementary metal-oxide-semiconductor (CMOS) based information processing, its progress is severely hindered by the lack of practical ways to manipulate valley polarization all electrically in an electrostatic setting. Here, we propose a class of all-electric-controlled valley filter, valve, and logic gate based on the valley-contrasting transport in a merging Dirac cones system. The central mechanism of these devices lies on the pseudospin-assisted quantum tunneling which effectively quenches the transport of one valley when its pseudospin configuration mismatches that of a gate-controlled scattering region. The valley polarization can be abruptly switched into different states and remains stable over semi-infinite gate-voltage windows. Colossal tunneling valley-pseudomagnetoresistance ratio of over 10 000% can be achieved in a valley-valve setup. We further propose a valleytronnic-based logic gate capable of covering all 16 types of two-input Boolean logics. Remarkably, the valley degree of freedom can be harnessed to resurrect logical reversibility in two-input universal Boolean gate. The $(2 + 1)$ polarization states (two distinct valleys plus a null polarization) reestablish one-to-one input-to-output mapping, a crucial requirement for logical reversibility, and significantly reduce the complexity of reversible circuits. Our results suggest that the synergy of valleytronics and digital logics may provide new paradigms for valleytronnic-based information processing and reversible computing.

DOI: 10.1103/PhysRevB.96.245410

I. INTRODUCTION

Valleytronics is an emerging device concept [1–3] based on the manipulation of valley degree of freedom in certain condensed matter systems such as semiconductor quantum well [4], silicon [5], bismuth [6], diamond [7], carbon nanotube [8], graphene [9], Dirac semimetal [10], and transition-metal dichalcogenide (TMD) monolayer [11]. In these materials, electrons can populate multiple low-energy states that are well separated in momentum space, known as valley. The electron’s “valley address,” or the valley degree of freedom, provides an additional quantum index which can be harnessed for new paradigm of classical and quantum information processing [12]. Valleytronics, alongside with spintronics [13], photonics, and plasmaonics [14], has been proposed as a candidate system to replace the aging CMOS technology [15].

Despite recent success in optical manipulation of valley in TMDs [11,16], the experimental progress of generating valley polarization via dc approach remains stagnant due to the lack of practical valley filter, a device that produces valley-polarized current. In general, valley filters can be classified into two types: (i) gauge-field based (GF); and (ii) electrostatic-field based (EF). GF filter [17–31] utilizes an external magnetic field and/or a pseudomagnetic field induced by mechanically straining the crystal [32] to break the valley transport symmetry whereas EF filter mostly relies on energy filtering in properly designed nanostructures [1,33,34] or by forming one-dimensional (1D) topological edge state in a domain wall [35–43]. In terms of building compact valleytronic device, EF filter is more advantageous than GF filter as the electrical output of an EF filter is intrinsically compatible with its electric-based controlling knob for valley polarization. This is in contrast to GF filter in which cascading multiple filters would require the formidable tasks of on-chip electricity-to-magnetic or electricity-to-strain conversions to be tamed.

Albeit the practical usefulness of EF valley filter, only a small subset of filters are capable of all-electric control due to the difficulty in breaking valley transport symmetry solely via electrostatic field. Moreover, these filters are severely plagued by stringent conditions such as the need of high-precision structural control of nanostructures or ultralow operating temperature to prevent bulk current from flooding the subtle valley signal carried by 1D topological edge state [42,43]. Thus far, the search for an easy-to-implement, all-electric-field-controlled valley filter remains an ongoing challenge. Beyond valley filters, valley beam splitter, operating via an electron-optics approach [44], has been explored as an alternative building block of valleytronics [45].

In this work, we propose a class of all-electric-controlled valley filtering based on the pseudospin-assisted valley-contrasting quantum tunneling in quasi-two-dimensional system with merging Dirac cones (2MDS) which can be created in a wide class of systems including honeycomb lattice of cold atoms [46], graphene [47,48], few-layer black phosphorus [49–55], Weyl semimetal [56], and antimonene (single layer of antimony [57]). The valley polarization is fully gate controlled and is robust against gate voltage fluctuation. By arranging two filters into valley valve, this pseudospin-assisted filtering effect can produce a colossal valley-pseudomagnetoresistance.
ratio of well over 10000%. This colossal ratio dwarves the tunneling magnetoresistance in conventional magnetic tunnel junctions [58] and the pseudomagnetoresistance in graphene-based pseudospin valve [59], and is on par with the colossal tunneling electresistance effect in state-of-art ferroelectric tunnel junctions [60]. We further propose a concept of valleytronic logic gates which encompasses all 16 types of two-input Boolean logics.

More remarkably, the valley degree of freedom, which manifests macroscopically in a (2 + 1) fashion (two valley polarizations plus a null polarization state), can be harnessed as a built-in “valley pigeonhole” for input information storage. This offers a unique possibility of implementing logically reversible universal Boolean gate, a precursor of dissipationless classical reversible computer [61, 62], in a valleytronic system. Our results reveal a concrete architecture of valleytronic-based digital information processing. The synergy of valleytronic and Boolean logic may provide a viable new route towards reversible computation which is ultimately required to minimize waste heat generation in classical computer.

A. Concept of pseudospin-assisted valley filter

The central operating mechanism of the valley filter lies on the pseudospin-assisted valley-contrasting quantum tunneling which effectively quenches the transport of one valley when its pseudospin mismatches that of a gate-controlled scattering region (Fig. 1). In the following, we shall use 2MDS in few-layer black phosphorus as a model structure to illustrate the valley-filtering effect. It is proposed that the band gap of two-dimensional black phosphorus can be engineered via perpendicular electric field, surface doping, pressure, or laser irradiation [49–55]. Band-gap tuning [53], band-gap closure, and band inversion [49] of few-layer black phosphorus have been realized in recent experiments. The band inversion regime offers a particularly interesting platform for valleytronic applications due to the emergence of two well-separated Dirac cones. In the low-energy regime $|\epsilon_k| < \Delta_0$, where $\Delta_0$ is a band-gap parameter, the energy spectrum is composed of two Dirac cones, denoted as $D^+$ and $D^-$ valleys, with opposite chirality: the pseudospin vector near the Dirac point is locked to the quasiparticle wave vector, and its winding configuration is opposite between the two valleys [Fig. 1(a)]. For $|\epsilon_k| > \Delta_0$, the two valleys merge into a single Fermi surface. In this case, although the valleys are no longer well defined, the pseudospin of forward propagating states still orientates in a fashion that resembles the pseudospin chirality of $D^+$ valley for $\epsilon_F > \Delta_0$ and of $D^-$ valley for $\epsilon_k < -\Delta_0$. This creates two well-separated energy windows in which only electrons from a valley of matching chirality are favorably transported due to the conservation of pseudospin [63]. In a device sense, such unusual band topology can be harnessed to construct a valley filter via a “source-channel-drain” transistor setup [Fig. 1(b)]. By gate tuning the Fermi energy $\epsilon_F$ of the channel between the windows of $\epsilon_F > \Delta_0, \epsilon_F < -\Delta_0, \text{and} |\epsilon_F| < \Delta_0$, the valley polarizations of the transmitted electrical current can be switched between $D^+$, $D^-$ valleys, and null polarization, respectively. Apart from being all-electric controllable, the valley polarization remains remarkably stable over the semi-infinite energy windows of $\epsilon_F > \Delta_0$ and $\epsilon_F < -\Delta_0$ which can be particularly useful for device applications. The merging transition of 2MDS in few-layer black phosphorus has been experimentally demonstrated to occur with a sizable energy window of $\approx -200$ meV [49]. Such wide energy window may prove a suitable platform for the manipulation of valley in 2MDS provided that the stability and device-fabrication issues of few-layer black phosphorus can be overcome.

B. Concept of reversible valleytronic gate

The presence of valley degree of freedom adds a new dimension to the Boolean operation in terms of logical reversibility. The reversibility of Boolean logical operation is illustrated in Figs. 2(a)–2(d) by using Boolean loop, a graphical representation of Karnaugh map [64] [see Fig. 1(c)], in which the four vertices represent all 22 possible input configurations [the two inputs are represented by $A, B$ where $A = 0, 1$ and $B = 0, 1$] and the output state is encoded as follows: empty and filled nodes denote “0” and “1” output state, respectively. Traditional Boolean gate, such as NAND gate [Fig. 2(a)], is logically irreversible due to the simultaneous presence of multiple filled nodes, i.e., the input is mapped into output via a many-to-one fashion. As the outputs cannot be fully unambiguously reversed back to their corresponding input,
FIG. 2. Reversibility and Boolean loop representations of logic gates. The four vertices of the Boolean loop represents various \((A, B)\) input configuration. Filled (emptied) node denotes “1” (“0”) output. Letter “R” emphasizes logical-reversibility. (a) Traditional irreversible NAND. (b) Reversible CNOT. (c) Reversible NAND based on Toffoli gate by holding \(C\) input in “1” state, \(B\) output. Letter “R” emphasizes logical-reversibility. (a) Traditional irreversible NAND. (b) Reversible CNOT. (c) Reversible NAND based on Toffoli gate by holding \(C = 1\). (d) Valleytronic-based reversible NAND.

part of the input information is inevitably lost. Such logical irreversibility has a profound practical implication: the energy efficiency of Boolean-based computer is ultimately capped at \(k_B T \ln 2\) per bit of information erased [65].

One potential route to break Landauer’s limit is envisaged to be provided by reversible computation which processes information reversibly [61]. Its precursor, universal logic gate, has been actively searched for since early 1970s [66–68]. Controlled-NOT (CNOT) gate, an XOR gate supplemented by an extra output bit identical to one of its input, represents a classic reversible gate [69]. The supplementary bit serves as an information pigeonhole to host two distinct “colors” [denoted by slashed nodes in Fig. 2(b)] that can be used to fully remove the double ambiguity of XOR operation. Universal reversible gate, such as Toffoli gate which provides reversible NAND operations on \((A, B)\) by holding “C” input in “1” state, requires two supplementary bits to generate \(2^2\) distinct colors in order to fully remove the triple ambiguity in the output state. Thus, three out of the \(2^2\) colors [denoted by filled, slashed, and crossed nodes in Fig. 2(c)] are required to simultaneously preserve both universality and logical reversibility of two-input Boolean gate.

In contrast, the valleytronic-based reversible logic gate proposed in this work operates in a fundamentally different way. The output current produced by the valleytronic system is additionally dressed by \((2 + 1)\) distinct “valley colors,” i.e., two possible states of valley polarizations plus a null polarization state. These built-in valley colors [denoted, respectively, by red, blue, and green nodes in Fig. 2(d)] can be readily utilized to establish one-to-one mapping between input and output states of a NAND gate. Logical reversibility and universality can thus be simultaneously achieved without the need of adding supplementary bits. More importantly, this allows the valleytronic-based reversible logic gate to retain the simple two-input architecture of conventional Boolean gate and is in stark contrast to the more complicated three-input architecture of Toffoli and Fredkin gates [66,67].

II. MODEL

The merging transition of the two Dirac cones in 2MDS can be modeled by an effective Hamiltonian proposed by Montambaux et al. [47]:

\[
\hat{H}_k = \left( \frac{\hbar^2 k^2}{2m^*} + \Delta \right) \sigma_z + v_F k_x \sigma_y, \tag{1}
\]

where \(K = (K_x, K_y)\) is the wave vector, \(m^*\) is the effective mass along \(K_x\) direction, \(v_F\) is the Fermi velocity along \(K_y\) direction. \(\sigma = (\sigma_z, \sigma_y)\) is the Pauli pseudospin matrix, and \(\Delta\) is a band-gap parameter. For simplicity, we transform Eq. (1) into a dimensionless form via the following definitions: \(k = K/K_0\) and \(\hat{H}_k = \hat{H}_k/\varepsilon_0\) where \(k_0 = 2m^*v_F/\hbar\) and \(\varepsilon_0 = 2m^*v_F^2\) are defined as the characteristic wave vector and energy, respectively. The dimensionless Hamiltonian takes the form of \(\hat{H}_k = (k_z^2 + \Delta) \sigma_z + k_x \sigma_y\), where \(\Delta = \varepsilon_0/2\). The energy dispersion is \(\varepsilon_k = s \sqrt{(k_x^2 + \Delta^2) + k_y^2}\) where \(s = \pm 1\) denotes conduction and valence band, respectively. Such dispersion exhibits a “semi-Dirac” behavior, i.e., \(\varepsilon_k\) along \(k_x\) axis, and \(k_y\) axis exhibits nonrelativistic parabolic and ultrarelativistic linear dispersion, respectively [51]. The band topology is crucially determined by the sign of \(\Delta\) [Fig. 3(a)]. For \(\Delta > 0\), the system is a band insulator. The band gap gradually closes as \(\Delta \to 0\). Band inversion, accompanied by the emergence of two Dirac cones situated along the \(k_x\) axis at \(k = (\pm \sqrt{\Delta}/2, 0)\), occurs for \(\Delta < 0\). In this case, the Fermi surface is made up of two distinct Dirac pockets of opposite chirality in the low-energy regime of \(|\varepsilon_k| < |\Delta|\) (see Appendix A). The Dirac pockets merge into a single Fermi surface for \(|\varepsilon_k| > |\Delta|\).

We now focus on the \(x\)-directional transport with \(\Delta < 0\) where the electron transport exhibits dramatic valley filtering effect. In the presence of a scattering potential \(U(x)\), \(k_x\) is replaced by \(k_x = -i \partial/\partial x\). The eigenstate can be solved from the Schrödinger equation \(\hat{H}_k \psi = \varepsilon_k \psi\) to yield an eigenstate of \(\psi^{(\lambda)}(k_x, k_y) = [1, (\lambda \sqrt{k_x^2 + \Delta^2} - i k_x)/\varepsilon_k] \exp(i \gamma x/\varepsilon_k)\), where \(\gamma\) denotes transverse, \(k_{\lambda x}^{(\lambda)} = \lambda \sqrt{k_x^2 + \Delta^2} - k_y^2/2\Delta, \lambda = \pm 1\) and \(\eta = \pm 1\) label the four eigenstates. Figures 3(b) and 3(c) illustrate the pseudospin texture, given by \(S = (S_x, S_y) = \psi^{(\lambda)}(\sigma_x, \psi^{(\lambda)})\), along several isoenergy contours with \(\varepsilon_k > 0\), \(\varepsilon_k < 0\), respectively. Two unusual features are observed. First, the \(S_x\) component \(S_x = k_y/\varepsilon_k\) is identical between the two valleys while the \(S_y\) component \(S_y = (k_{\lambda x}^{(\lambda)} + \Delta)/\varepsilon_k\) is strongly \(k_x\) dependent which leads to valley-contrasting transport occurring along the \(x\) direction. Second, the two valleys exhibit opposite pseudospin winding configurations and their forward propagating states carry \(S_x > 0\) and \(S_y < 0\), respectively, for \(D^+\) and \(D^-\) valleys [denoted by red and
blue arrows in Figs. (3b) and (3c)]. More importantly, once the two Dirac pockets merge into a single Fermi surface when \(|\varepsilon_k| < |\Delta|\), the forward propagation becomes dominated by \(S_2\) for \(\varepsilon_k > |\Delta|\) and \(S_1 < 0\) for \(\varepsilon_k < -|\Delta|\). Thus, the transmission of \(D-\) and \(D+\) valley states becomes strongly preferred within the semi-infinite energy windows of \(\varepsilon_k > |\Delta|\) and \(\varepsilon_k < -|\Delta|\), respectively.

This valley-contrasting transport can be further illustrated via a 1D scattering model (i.e., \(k_y = 0\)) in which an initial state \(|\psi_{k,s}\rangle\) is scattered into a final state \(|\psi_{k',s'}\rangle\) by a pseudospin nonflipping potential \(\tilde{V}\), as characterized by \(|\langle \psi_{k',s'} | \tilde{V} | \psi_{k,s} \rangle| = V |\psi_{k',s'} | \psi_{k,s} \rangle| \neq k \neq V \) and \(V\) is a \(k\)-independent potential strength. The transition amplitude can be obtained as \(|\langle \psi_{k',s'} | \psi_{k,s} \rangle| = (1 + s's' \tilde{D} \tilde{D}^\dagger)/2\) where \(\tilde{D} = \text{sign}(k_c^2 + \Delta)\) and \(\tilde{D}^\dagger = \text{sign}(k_c^2 - \Delta)\) represent the valleys of \(|\psi_{k,s}\rangle\) and \(|\psi_{k',s'}\rangle\), respectively. Note that the valleys are labeled by \(D\) and \(D'\) as follows. For \((s,s') = (+1, +1)\), the \(D\pm\) valley is represented by \((D,D') = \pm 1\). For \((s,s') = (+1, -1)\), the \(D\bar{p}\) valley is represented by \((D,D') = \pm 1\). For simplicity, we only consider an initial state with \(s = 1\). For a final state with \(\varepsilon_k < |\Delta|\), \(D'\) can be either \(\pm 1\) due to the presence of two distinct Dirac branches. In this case, \(|\langle \psi_{k,s} | \psi_{k,s} \rangle| = 1\) occurs when the condition \(s's' \tilde{D} \tilde{D}^\dagger = 1\) is fulfilled. Such condition can be translated as follows: the scattering of \(|\psi_{k,s}\rangle\) into \(|\psi_{k',s'}\rangle\) is allowed either via intraband \((s' = +1, D = \tilde{D})\) or via interband \((s' = -1, \tilde{D} = -\tilde{D})\) pathway for any valley index (i.e., \(D \pm 1\)) of the initial state. This corresponds to an “all-pass” scenario where both valleys can simultaneously exhibit unity transition amplitude. In contrast, for a final state with \(\varepsilon_k > |\Delta|\), the convergence of two Dirac branches leads to the only possibility of \(D' = +1\). This results in a more stringent condition of \(s's' \tilde{D} \tilde{D}^\dagger = 1\) that corresponds to an exclusively one-valley scattering process of either \(D = +1\) via intraband \((s' = +1)\) pathway or \(D = -1\) via interband \((s' = -1)\) pathway. Various possibilities of \(|\langle \psi_{k',s'} | \psi_{k,s} \rangle|\) are summarized in Fig. 3(d).

Here, the quasiparticle scattering can be valley-selectively controlled by switching the final state band index \(s'\). This valley-selective scattering effect forms the central operating mechanism of the valleytronic devices proposed in this work.

### III. VALLEYTRONIC TRIO: FILTER, VALVE, AND REVERSIBLE LOGIC GATE

In this section, we show that the highly nontrivial band topology and the pseudospin texture in 2MDS can be harnessed to create a trio of all-electric valleytronic devices: valley filter, valve, and reversible logic gate (see Appendices B and C for details of device modeling). In the following, the device modeling is performed using band structure parameters of few-layer black phosphorus with merging Dirac cones calculated from first principles by Baik et al. [50], i.e., \(\varepsilon_0 \approx 1.3\) eV and \(k_0 \approx 1.1\) nm\(^{-1}\) [70]. We model the valleytronic devices using a Landauer’s ballistic transport formalism [71] for two-dimensional (2D) nanostructures. The ballistic transport picture has been widely used in the modeling of valley-filtering effect in nanostructures [1,17–29,31,34]. In realistic device, the inevitable presence of impurities, defects, and many-body effects can quantitatively change the results, but the valley-filtering effect shall qualitatively remain robust as recently demonstrated for the case of strained graphene [30].

#### A. Chiral valley-filtering effect

As a proof of concept, we first demonstrate the pseudospin-assisted valley-selective quantum tunneling, with band diagram shown in Fig. 4(a), by calculating the same-valley transmission probability \(T_{\pm}^{\ddagger}\) as a function of incident energy \(\varepsilon_k\) and gate voltage \(V_g\) [Figs. 4(b) and 4(c)]. The \(D \rightarrow D'\) transmission probabilities are denoted as \(T_{\pm}^{\ddagger}\) where \(D, D' = \pm 1\) represents different valley states. The intervalley scattering effect is intrinsically included in this model. Its scattering probabilities \(T_{\pm}^{\ddagger}\) are strongly suppressed and remain negligibly small for all \(V_g\) (see Appendix B). For intravalley scattering \(T_{\pm}^{\ddagger}\), a potential barrier \((V_g > 0)\) is nearly opaque for \(D+\) electrons [Fig. 4(b)] but highly transparent for \(D-\) electrons [Fig. 4(c)]. In contrast, the valley preference of
a potential well ($V_g < 0$) behaves in an opposite fashion: transmission of electrons in $D^+$ valley is preferred [Fig. 4(d)] while that of $D^-$ valley is strongly suppressed [Fig. 4(e)]. This valley-selective transport is a direct consequence of the matching and mismatching of the pseudospin configurations as discussed above [Fig. 1(a)] and immediately suggests that the proposed device can be operated as a gate-tunable valley filter.

Macroscopically, such valley-selective quantum tunneling effect manifests in the transport measurement by exhibiting valley-polarized electrical conductance. To illustrate this, we separate the contribution from valley-polarized electrical conductance. To illustrate this, we separate the contribution from valley-$0$, electrical conduction occurs almost exclusively via $G_0$, which has a vanishing density of states. While that of $D^-$ valley is strongly suppressed [Fig. 4(e)].

The valley-filtering effect can be characterized by the valley polarization efficiency

$$\eta(\varepsilon_F, V_g) = \frac{G_+(\varepsilon_F, V_g) - G_-(\varepsilon_F, V_g)}{G_+(\varepsilon_F, V_g) + G_-(\varepsilon_F, V_g)},$$

which exhibits two remarkable behaviors [Fig. 4(h)]. First, high degree of valley polarization persists over a semi-infinite $V_g$ window, indicating high robustness against noise fluctuations of $V_g$. Second, the valley polarization can be switched “off” into a stable null-polarization state by setting the gate voltage to $-|\varepsilon_F|$. Together with the two $D^\pm$ polarization states, this forms $(2 + 1)$ stable valley states which can be used to implement universal reversible Boolean logics as shown below.

**B. Valley valve and colossal valley pseudomagneto resistance**

We now propose a valley valve capable of performing current on-off switching. The valley valve is composed of two gates $V_{G1}$ and $V_{G2}$ that serve as the functional core of the valve, and a third “selector” gate $V_s$ which, in analogy to the role of “analyzer” in an optical polarizer-analyzer system, switches the valley valve into $D^+$ and $D^-$ modes by providing an additional stage of filtering [Fig. 5(a)]. The $D^+$ and $D^-$ conductance dominates Q3.
and Q1, respectively, and the current can be switched off by operating the valve in Q2 and Q4. Figures 5(c)–5(e) show the numerical results of $G_\pm(\varepsilon_F, V_{G1}, V_{G2})$ and the corresponding $\eta$. The conductances exhibit Fabry-Pérot oscillations due to interference of wave function. The $G_+$ and $G_-$ plateaus occur in a semi-infinite regime defined by $V_g \ll |\Delta| + \varepsilon_F$ and $V_{G1,G2} > -(|\Delta| - \varepsilon_F)$, respectively. The intersections of $G_+$ and $G_-$ plateaus form a central null-polarization “square” (i.e., $\eta \approx 0$) as bounded by $-(|\Delta| - \varepsilon_F) < V_{G1,G2} < (|\Delta| + \varepsilon_F)$. A valley valve operating in $D+$ mode can be obtained by switching $V_{G2}$ between $Q2 \rightleftharpoons Q3$ while fixing $V_{G1}$ at a negative value, or by switching $V_{G1}$ between $Q3 \rightleftharpoons Q4$ while fixing $V_{G2}$ at a negative value. Similarly, a $D-$ mode valley valve can be obtained via the switching of $V_{G1}$ ($V_{G2}$) with $Q1 \rightleftharpoons Q2$ when fixing $V_{G2}$ ($V_{G1}$) at a positive value, or equivalently via the switching of $V_{G2}$ with $Q1 \rightleftharpoons Q4$ while fixing $V_{G1}$ at a positive value. In Figs. 5(d) and 5(e), the $D-$ and $D+$ conduction blocks are selectively suppressed by setting $V_g = -0.2$ and 0.2, respectively. This switches the valley valve into an exclusively $D+$ or $D-$ mode.

The valley valve can be characterized by a tunneling valley-pseudomagnetoresistance (VPMR) ratio, analogous to the tunneling magnetoresistance (TMR) in magnetic tunnel junction, which is defined as

$$\text{VPMR} = \frac{G_{\text{total}}^\pm - G_{\text{total}}^{\Delta \sigma}}{G_{\text{total}}^{\Delta \sigma}},$$

where $G_{\text{total}}^\pm$ and $G_{\text{total}}^{\Delta \sigma}$ represent the total conductance averaged over a range of $V_{G1,2}$ in parallel and antiparallel configurations. The VPMR for $D-$ conduction block on-off switching, i.e., $Q1 \rightleftharpoons Q2$, that of the $D+$ conduction block, i.e., $Q3 \rightleftharpoons Q2$, is shown in Fig. 5(f) with $V_g = 0$. For $\varepsilon_F \rightarrow |\Delta|$, the VPMR of $Q3 \rightleftharpoons Q2$ gradually stabilizes at $\sim 400\%$ while the VPMR of $Q1 \rightleftharpoons Q2$ is severely degraded due to the disappearance of $D-$ conduction block when the two Dirac cones merge. Remarkably, the VPMR exhibits a colossal value of well over $10 000\%$ at small $\varepsilon_F$. This value greatly exceeds the pseudomagnetoresistance (PMR) of $\sim 100\%$ in graphene-based pseudospin valve [59] and TMR $\sim 1000\%$ in traditional magnetic tunnel junction [58], and is on par with state-of-art tunneling electroresistance (TER) of up to TER $\sim 10 000\%$ in ferroelectric tunnel junctions [60]. This colossal VPMR originates from the pseudospin-assisted tunneling described above, which effectively quenches the conduction current when there is a mismatch of pseudospin.

C. Universal reversible valleytronic logic gate

We now show that the existence of $D\pm$ blocks and the central null-polarization square in the conductance spectrum in Figs. 5(c)–5(e) allows the valley valve device to be operated as a two-input Boolean combinational logic gate. We first translate this conductance spectrum into a simplified valley-transport phase diagram (VPD) [Figs. 6(a)–6(c)]. In Fig. 6(a), selector voltage is set to $V_s = 0$, i.e., both $D\pm$ channels are opened. In this case, both the $D+$ (red) and the $D-$ (blue) blocks of conductance plateau are present and their intersection forms a central green block of null polarization. The VPDs in Figs. 6(b) and 6(c) correspond the case of $D+$ and $D-$ modes by, respectively, setting $V_s = -0.2$ and 0.2.

To demonstrate the logical operation of the proposed valleytronic gate, we employ a graphical Boolean loop analysis based on the Karnaugh’s map approach [64]. Such method provides a simplified tool as it directly maps abstract Boolean logical operations onto the conductance spectrum of a physical
system. For example, NOT can be represented by a one-dimensional Boolean line where the node at its two edges represents the two-input state of 0 and 1, whereas the output state is denoted by empty and filled nodes for 0 and 1 output states, respectively, i.e.,

\[
\begin{array}{c}
\text{(0)} \\
\text{(1)}
\end{array}
\]

\[\text{NOT}\]

which can be located at the lower quadrant of VPDs in Fig. 6(a). The physical implementation of NOT can be determined as follows: the Boolean line is horizontally aligned along a constant level of negative \(V_{G2}\) and the switching of \(V_{G1}\) from zero to positive value changes the conductance from \(D^+\) block to “OFF” state. Correspondingly, by fixing gate \(G_2\) at a negative reference voltage and feeding the input signal into gate \(G_1\), NOT operation is obtained [see Fig. 6(d)].

We now employ this graphical method to extract the permissible two-input Boolean operations, represented by Boolean loops, from the VPDs. We use the designation of “Class \(X\)” to catalog all 16 types of Boolean logical operations where \(X = 0, 1, 2, 3, 4\) denotes the number of filled nodes in the Boolean loop. We first define Class-0 and Class-4 logic where the four nodes at the vertices are either all empty or all filled. This corresponds to the trivial operations of “always-ON” and “always-OFF”:

\[
\begin{array}{c}
\text{(0,1)} \\
\text{(0,0)} \\
\text{(1,0)} \\
\text{(1,1)}
\end{array}
\]

\[\text{NOT-A} \iff \text{B} \iff \text{A} \iff \text{NOT-B}\]

\[\text{NOT-A} \iff \text{B} \iff \text{A} \iff \text{NOT-B}\]

Importantly, the universal NOR gate falls into this class and can be implemented in \(D^+\) mode. Moreover, the exotic implication-type operations, such as the negations of implication (N-IMPLY) and of converse-implication (NC-IMPLY) can also be obtained via circular permutations of the Boolean loop in \(V_{G1}-V_{G2}\) space [denoted by ‘\(\Rightarrow\)’ in Eq. (6)] and can be physically implemented by properly inverting and/or combining reference voltages with the voltage signals [see Figs. 6(d)–6(f) for examples].

The smaller Boolean loops shown in Figs. 6(b) and 6(c) represent Class-2A logics of two consecutive filled nodes:

\[
\begin{array}{c}
\text{NOT-A} \iff \text{B} \iff \text{A} \iff \text{NOT-B}\]
\[\text{NOT-A} \iff \text{B} \iff \text{A} \iff \text{NOT-B}\]

which are rather trivial logical operations. Class-2B logics, in which the two filled nodes are separated, provides more useful
operations of XOR and XNOR. This class is obtainable from the larger Boolean loop shown in Fig. 6(a):

\[
\text{XOR} \quad \text{XNOR}
\]

Interestingly, the two logical “ON” output states contain opposite valley polarizations as denoted by blue and red nodes. Such valley-color labeling manifests in a more remarkable way for Class-3 logics where three nodes are filled. This class is represented in the smaller Boolean loop in Fig. 6(a), i.e.,

\[
\text{C-IMPLY} \quad \text{NAND} \quad \text{IMPLY} \quad \text{OR}
\]

Equations (4)–(9) demonstrate that the valleytronic logic gates proposed here are capable of hosting all 16 types of two-input Boolean combinational logics. The Class-3 logics in Eq. (9) includes exotic implication (IMPLY), converse-implication (C-IMPLY) operations, and the conventional OR and NAND. NAND can be obtained via one circular permutation, i.e., by inverting one input and subsequently referencing it with a negative reference voltage as shown in Fig. 6(e). For OR gate, three circular permutations are required, which correspond to inverting the first input and referencing the second input with a negative voltage [Fig. 6(f)].

Class-3 logics are logically reversible as each of the three filled nodes is unambiguously labeled by \((2 + 1)\) valley polarization states. By reading out the valley polarization, any output can be unambiguously reverted back to their corresponding initial input. More remarkably, this reversible class of logics includes the all-important universal NAND gate. This reveals a remarkable potential of the valleytronic logical gate proposed here as a building block of classical reversible computer.

A general scheme of valleytronic-based reversible Boolean circuits is illustrated in Fig. 7(a). The three inputs \((A, B, C)\) are computed reversibly into a final output \(X_2\) in this example. A direct current \(I_0\) is fed into each of the two-input valley gates and is modulated by the two inputs to yield an output current of a particular state of valley polarization. For valley gate \#1, \(A \) and \(B \) yield an intermediate output current \(X_1\) of valley polarization \(V_1\). \(X_1\) is subsequently cascaded into valley gate \#2 and its combination with the third input \(C \) produces the final output current \(X_2\) of valley polarization \(V_2\). For a given \(X_2\), the initial input states can be unambiguously recovered from the \(V_1\) and \(V_2\). Based on this general scheme, \textit{reversible half-adder} (R-HA) can be implemented as shown in Fig. 7(b). From its truth table, it can be seen that the output state of “1” that corresponds to ambiguous input states of \((A, B) = \{(0,0), (0,1), (1,0), (1,1)\}\) can be uniquely distinguishable from the valley polarization of the output [represented by \(V\) in the truth table of Fig. 7(b)]. Two units of R-HA can be cascaded into a \textit{reversible full-adder} (R-FA) [Fig. 7(c)]. In this case, the input states of \((C_{IN}, A, B) = \{(0,0,0), (0,0,1), (0,1,0), (1,0,1)\}\) can be unambiguously distinguished via the valley polarization \(V\) of the intermediate \(C\) output.

It should be emphasized that the valleytronic-based reversible circuit is fundamentally different from that of the traditional approach. Traditional reversible gates, such as Fredkin and Toffoli, achieve logical reversibility via multiple supplementary bits [66,67] which inevitably introduce ancilla inputs and garbage outputs, bits unrelated to computation results and are only required for logical reversibility, into the circuits. In contrast, the reversible valleytronic logic gates proposed here harness the built-in valley degree of freedom for information storage. Extraction of information encoded in the valley is performed via an on-demand fashion, i.e., valley polarization is read out only when it is absolutely needed for logical reversibility. More importantly, the valleytronic reversible gate retains the conventional two-input format without involving any ancilla inputs. Thus, the combination of (i) reduced garbage outputs; (ii) complete absence of ancilla inputs; and (iii) the retaining of conventional two-input format suggests that the valleytronic approach for reversible computation potentially be more advantageous than the traditional approach. We further note that although logical reversibility can break the Landauer’s limit, it does not warrant the full elimination of energy dissipation. Energy dissipation in a reversible computer shall remain finite due to the inevitable physical-irreversibility of electronic devices and circuits [72,73]. Finally, we remark that it remains a technological challenge to fabricate the proposed valleytronic devices at current stage.
The search for an ideal merging Dirac cone condensed matter system shall form an ongoing task before the full potential of valleytronic-based logic gate architecture proposed here can be tapped.

IV. CONCLUSION

In summary, we study the pseudospin-assisted valley-contrasting quantum tunneling in 2MDS and show that such effect can be harnessed to create valley filter, valve, and logic gate. These valleytronic devices exhibit multiple unusual characteristics including (i) all-electric controllable; (ii) stable valley polarization that persists over semi-infinite gate voltage windows; (iii) colossal VPMR effect of well over 10,000%; (iv) flexibility to be permuted into any two-input Boolean gates; and (v) capable of performing reversible Boolean classical computation with reduced garbage and total absence of ancilla bits. The union of valley degree of freedom and digital computing offers an exciting solid-state platform for valleytronics-based information processing and for reversible computing which is ultimately required to lower hardware power consumption beyond the bound of Landauer’s limit [74]. As logical reversibility is a prerequisite for quantum gate [75], we anticipate the universal reversible valleytronic logic gates proposed here to play a role in quantum [76] and quantum-classical hybrid computers [77].

ACKNOWLEDGMENTS

We thank K. J. A. Ooi, M. Zubair, and S.-H. Tan for helpful discussion. This work is funded by A*STAR AME IRG (Grant No. A1783c0011) and Singapore Ministry of Education MOET-Tier-2 Grant (Grant No. T2MOE1401).

APPENDIX A: CHIRALITY OF THE MERGING DIRAC CONES

In this appendix, we show that the two Dirac split cones predicted by the universal Hamiltonian [Eq. (1) of main text] for $\Delta < 0$ contain opposite chirality. We first expand the Hamiltonian around the two Dirac points, i.e., $\mathbf{k} \rightarrow \mathbf{k}$ where $\mathbf{k} = (D\sqrt{\Delta} + \delta k_x, \delta k_y), \delta k \equiv (\delta k_x, \delta k_y)$ is a small shift of wave vector and $D = \pm 1$ denotes the two Dirac cones. By keeping terms first order in $(\delta k_x, \delta k_y)$, the dimensionless Hamiltonian becomes can be decoupled for each of the Dirac cone, i.e.,

$$\tilde{\mathcal{H}}_{\mathbf{k}}^{(D)} = \begin{pmatrix} 0 & D\sqrt{|\Delta|} \delta k_x - i \delta k_y \\ D\sqrt{|\Delta|} \delta k_y + i \delta k_x & 0 \end{pmatrix} \quad (A1)$$

which coincides with the gapless Dirac Hamiltonian of graphene except that the “Fermi velocity” is anisotropic between $\delta k_x$ and $\delta k_y$ directions. The chirality operators can be defined as $\gamma_D = (\tilde{\mathcal{K}}_D / |\tilde{\mathcal{K}}_D|) \cdot \sigma$ where $\tilde{\mathcal{K}}_D \equiv (D\sqrt{\Delta}) \delta k_x, \delta k_y)$ is an “anisotropic wave vector.” By defining a phase factor as $\phi_{\mathbf{k}} \equiv \tan^{-1} (\delta k_y / |\tilde{\mathcal{K}}| \delta k_x)$, the eigenenergy and eigenstate can be solved, respectively, as $\varepsilon_{\mathbf{k}, \sigma} = s |\tilde{\mathcal{K}}_D| |\tilde{\mathcal{K}}_D| \mathbf{r}$, where $\mathbf{r} \equiv (x, y)$ and $s = \pm 1$ is the band index. $\tilde{\mathcal{K}}$ commutes with $\tilde{\mathcal{H}}_{\mathbf{k}}^{(D)}$ and follows the eigenvalue equation: $\gamma_D |\psi_{\mathbf{k}, D}\rangle = \chi_D |\psi_{\mathbf{k}, D}\rangle$, where the chirality eigenvalue is $\chi_D = s D$. This demonstrates that $\chi_D$ has opposite sign between $D = \pm 1$ valleys.

APPENDIX B: DERIVATION OF TUNNELING CONDUCTANCE OF CHIRAL VALLEY FILTER

We consider quantum tunneling across a 1D square potential along the $x$ direction:

$$U(x) = V_g [\Theta(x) - \Theta(x - d)], \quad (B1)$$

where $V_g \equiv eV_g / \ell_0$ is a dimensionless potential barrier/well height determined by the gate voltage $V_g$ and $d = k_0d_0$ is the dimensionless width parameter that corresponds to the barrier width $d_0$. By replacing $k_\lambda \rightarrow -i \partial / \partial x$, the Schrödinger can be written explicitly as

$$\left(-\frac{\partial^2}{\partial x^2} + \Delta + ik_y\right)\psi(x) = \left(\varepsilon_k - U(x)\right)\psi(x) \quad (B2)$$

which can be decoupled as

$$(\frac{\partial^4}{\partial x^4} - 2\Delta^2 \frac{\partial^2}{\partial x^2})\phi_{A,B} = \left(\varepsilon_k - U(x)\right)^2 - \Delta^2\phi_{A,B} \quad (B3)$$

where the $\psi(x) = (\phi_{A,B})^T$ is the pseudospinor wavefunction. The solutions of the first pseudospinor component with $U(x) = 0$ can be solved as $\phi_{\lambda}^{(\Delta)} = \exp(ikx^{(\Delta)}), \lambda = \pm 1, \eta = \pm 1$,

$$k_{\lambda}^{(\Delta)} = \lambda \sqrt{\eta (\varepsilon_k^2 - k_{\lambda}^2)}^{1/2} - \Delta, \quad (B4)$$

and the energy eigenvalue is given as

$$\varepsilon_k = \pm \sqrt{k_{\lambda}^{(\pm 2)} + \Delta^2 + k_{\lambda}^2}. \quad (B5)$$

For $\Delta < 0$ and $(\varepsilon_k^2 - k_{\lambda}^2) < |\Delta|$, all eigenstates are propagating states with purely real $k_\lambda$. The corresponding group velocity is given as $v_{\lambda}^{(\Delta)} = \partial \varepsilon_k / \partial k_{\lambda}^{(\pm 2)} = \lambda \eta (\varepsilon_k^2 - k_{\lambda}^2)^{1/2} / \varepsilon_k$. By comparing $v_{\lambda}^{(\Delta)}$ with $k_{\lambda}^{(\pm 2)}$, the eigenstate can be determined as electronlike (hololike) if the product ($\lambda \eta / \varepsilon_k$) has the same (opposite) sign as $\lambda$ which signifies group velocity being (anti)parallel with the wave vector. The group velocity and the electron/hole nature of the $(\lambda, \eta)$ branches are shown in Fig. 8. This corresponds to the low-energy regime in which the energy dispersion splits into two distinct Dirac cones. For $(\varepsilon_k^2 - k_{\lambda}^2) > |\Delta|$, the two branches of $\eta = -1$ merge and the corresponding eigenstate becomes evanescent due to the merging of Dirac cones.

The second pseudospinor component can be solved as

$$\phi_{B}^{(\Delta)} = \frac{\eta \sqrt{\varepsilon_k^2 - k_{\lambda}^2 + ik_y}}{\varepsilon_k} \exp(ik_{\lambda}^{(\Delta)} x). \quad (B6)$$
Correspondingly, the normalized eigenstate outside the barrier and that inside the barrier are given, respectively, as

\[
\psi^{(\lambda\eta)}(x) = \frac{1}{\sqrt{2}} \left( \frac{1}{\epsilon_k} \right) e^{i\lambda\eta x}, \quad (B7a)
\]

\[
\tilde{\psi}^{(\lambda\eta)}(x) = \frac{1}{\sqrt{2}} \left( \frac{1}{\epsilon_k} \right) e^{i\lambda\eta x}, \quad (B7b)
\]

where \( q^k \equiv k \sqrt{\epsilon_k^2 - \left(\frac{U_0}{\eta}\right)^2} = \frac{k^2}{\epsilon_k} \). The pseudospin vector \( \mathbf{S} = (S_x, S_y) \) can be determined as

\[
\mathbf{S} = \psi^{(\lambda\eta)\dagger} \sigma \psi^{(\lambda\eta)} = \left( \frac{k^2 + \Delta}{\epsilon_k}, \frac{k_y}{\epsilon_k} \right). \quad (B8)
\]

In Fig. 9, the \( x \) and \( y \) components of the pseudospin are plotted with \( \Delta = -1 \). At the vicinity of the Dirac points \( \mathbf{k} = (\pm \sqrt{\Delta}, \mathbf{0}) \), \( S_x \) and \( S_y \) behave in a contrasting way. The \( S_x \) component is identical for both valleys while the \( S_y \) component exhibits a sign change between the two valleys. Thus, \( D^+ \) and \( D^- \) valleys are indistinguishable for \( k_y \)-directional transport while a strong valley contrast manifests in the \( k_x \)-directional transport and the two valleys have opposite chirality.

The total wave functions in regions I, II, and III are given as

\[
\Psi_I(x) = \psi^{(DD)}(x) + \sum_{\eta = \pm} t^D_\eta \psi^{(-\eta)}(x), \quad (B9a)
\]

\[
\Psi_{II}(x) = \sum_{\eta = \pm} d^{(-\eta)} \tilde{\psi}^{(-\eta)}(x) + \tilde{h}^{(\eta\eta)} \tilde{\psi}^{(\eta\eta)}(x), \quad (B9b)
\]

\[
\Psi_{III}(x) = \sum_{\eta = \pm} t^D_\eta \psi^{(\eta\eta)}(x), \quad (B9c)
\]

where \( t^D_\eta \) and \( d^{(-\eta)} \) are the transmission and reflection, respectively. The index \( D, D' = \pm 1 \) denotes the two valleys. The transmission and reflection coefficients can be solved by matching \( \Psi_I, \Psi_{II}, \) and \( \Psi_{III} \) at the boundaries of \( x = 0 \) and \( d \) via

\[
\left. \frac{d\Psi_I(x)}{dx} \right|_{x=0} = \left. \frac{d\Psi_{II}(x)}{dx} \right|_{x=0}, \quad (B10a)
\]

\[
\left. \frac{d\Psi_{II}(x)}{dx} \right|_{x=d} = \left. \frac{d\Psi_{III}(x)}{dx} \right|_{x=d}. \quad (B10b)
\]

This forms a system of equations given as

\[
\begin{pmatrix}
\tilde{K}(0) & -\tilde{Q}(0) & -O_{4\times2} \left( \begin{array}{c} \mathbf{R}^{(D)} \\ \mathbf{A}^{(D)} \\ \mathbf{B}^{(D)} \\ \mathbf{T}^{(D)} \end{array} \right) \\
O_{4\times2} & -\tilde{Q}(d) & -\tilde{Q}(d) \end{pmatrix} = \begin{pmatrix} \mathbb{I}^{(D)} \\ \mathbb{O}_{4\times1} \end{pmatrix}, \quad (B11a)
\]

where \( O_{M\times N} \) is a \( M \times N \) zero matrix, the \( 4 \times 2 \) matrices \( \mathbb{K}, \mathbb{K}, \mathbb{Q}, \) and \( \tilde{Q} \) are defined as

\[
\begin{align*}
\mathbb{K}(x) & \equiv e \begin{pmatrix} \psi^{(++)}(x) & \psi^{(--)}(x) \\ k_k^{(++)} \psi^{(++)}(x) & k_k^{(--)} \psi^{(--)}(x) \end{pmatrix}, \\
\tilde{\mathbb{K}}(x) & \equiv \begin{pmatrix} \psi^{(---)}(x) & \psi^{(++)}(x) \\ k_k^{(--)} \psi^{(---)}(x) & k_k^{(++)} \psi^{(++)}(x) \end{pmatrix}, \\
\mathbb{Q}(x) & \equiv \begin{pmatrix} \psi^{(---)}(x) & \psi^{(--)}(x) \\ q_k^{(--)} \psi^{(---)}(x) & q_k^{(++)} \psi^{(--)}(x) \end{pmatrix}, \\
\tilde{\mathbb{Q}}(x) & \equiv \begin{pmatrix} \psi^{(---)}(x) & \psi^{(--)}(x) \\ q_k^{(--)} \psi^{(---)}(x) & q_k^{(++)} \psi^{(--)}(x) \end{pmatrix}.
\end{align*}
\]

and \( C^{(D)}(x) \equiv (\psi^{(DD)}(x), k^{(DD)}) \psi^{(DD)}(x) \) with \( D = \pm 1 \) indicates the valley index of the incident electron. The transport...
coefficients are compactly contained in
\[
\mathbf{R}^{(D)} = \begin{pmatrix} r_{+}^{(D)} \\ r_{-}^{(D)} \end{pmatrix}, \quad \mathbf{T}^{(D)} = \begin{pmatrix} t_{+}^{(D)} \\ t_{-}^{(D)} \end{pmatrix}, \\
\mathbf{A}^{(D)} = \begin{pmatrix} a_{+}^{(D)} \\ a_{-}^{(D)} \end{pmatrix}, \quad \mathbf{B}^{(D)} = \begin{pmatrix} b_{+}^{(D)} \\ b_{-}^{(D)} \end{pmatrix}.
\] (B14)

Finally, the probability current conservation can be written as
\[
1 = \sum_{D=\pm} \left( \frac{\psi_{\epsilon}^{(D)}}{\psi_{\epsilon}^{(D) T}} |r_{\epsilon}^{(D)}|^2 + \frac{\psi_{\epsilon}^{(D) T}}{\psi_{\epsilon}^{(D)}} |t_{\epsilon}^{(D)}|^2 \right),
\] (B15)
where the velocity expectation value is defined as
\[
\psi_{\epsilon}^{(w')} = \psi_{\epsilon}^{(w')} \frac{\partial H_k}{\partial k_x} \psi_{\epsilon}^{(w')*}.
\] (B16)

The reflection and tunneling probabilities can then be solved as
\[
R_{\epsilon}^{(D)} = -\frac{\psi_{\epsilon}^{(D) T}}{\psi_{\epsilon}^{(D)}} |r_{\epsilon}^{(D)}|^2, \quad T_{\epsilon}^{(D)} = \frac{\psi_{\epsilon}^{(D) T}}{\psi_{\epsilon}^{(D)}} |t_{\epsilon}^{(D)}|^2.
\] (B17)

The D-polarized ballistic tunneling current, under bias voltage \( V_B \), is given as
\[
\mathcal{J}^{(D)}(V_B, T) = \frac{4 e \epsilon_k 0}{(2 \pi)^2 \hbar} \int dk_x dk_y \left| \frac{\partial \epsilon_k}{\partial k_x} \right| T(k_x, \epsilon_k, V_B) f(\epsilon_k, T).
\] (B18)

where \( f(\epsilon, T) \) is the Fermi-Dirac distribution function. At low temperature and small bias voltage, \( f(\epsilon_k, T) \rightarrow (eV/\epsilon_0) \delta(\epsilon_k - \epsilon_F) \). The ballistic conductance \( G^{(D)} = \mathcal{J}^{(D)} / V_B \) becomes
\[
G^{(D)}(\epsilon_F, V_B) = G_0 \int dk_x T(k_x, \epsilon_F, V_B),
\] (B19)
where \( G_0 \equiv W g_0 k_0 / 2 \pi \) and \( g_0 \equiv 4 e^2 / \hbar \).

Before closing this section, we briefly discuss the intervalley scattering probabilities \( T^{(\pm)}_x \), which follow the following symmetry:
\[
T^{(\pm)}(\epsilon, V_B) = T^{(\mp)}(\epsilon, V_B).
\] (B20)

The numerical results of \( T^{(\pm)}_x \) are shown in Fig. 10. It can be seen that due to the mismatching of pseudospin, inter-valley scattering is negligibly small and is only slightly raised at large \( |k| \) due to the presence of a narrow “strip” of forward propagation branch at large \( |k| \) that matches the chirality of opposing valleys [see pseudospin winding configuration in Figs. 3(b) and 3(c)].

APPENDIX C: MODELING OF TUNNELING CONDUCTANCE IN A VALLEY VALVE

The chiral valley valve is modeled using the following potential profile (see Fig. 11 for the tunneling structure):
\[
U(x) = \begin{cases} 
V_{G1}, & 0 < x < d_1 \\
V_{G2}, & d_1 < x < d_3 \\
V_s, & d_3 < x < d_5 \\
0, & \text{otherwise}
\end{cases}
\] (C1)

where \( V_{G1,2} = eV_{G1,2}/\epsilon \) represents the dimensionless form of the first and second gate voltage \( V_{G1,2} \), and \( V_s = eV_s/\epsilon \) represents the that of the selector voltage \( V_s \). The barrier widths corresponding to these gates are \( d_1, (d_3 - d_1) \), and \( (d_5 - d_3) \), respectively. Similarly, the transport coefficients can be derived by matching the wave functions at each boundary, i.e., \( x = 0 \) or \( d_i \) (where \( i = 1, 2, 3, 4, 5 \)) via Eqs. (B10) and (B11). This leads to a system of 24 equations which are numerically solved to obtain the transmission coefficients. The corresponding transport probabilities and valley-polarized conductance are calculated via Eqs. (B17) and (B19), respectively.
APPENDIX D: SWITCHING CHARACTERISTICS OF VALLEYTRONIC-BASED NOT-GATE

As a proof of concept, we explicitly show the conductance-voltage characteristics of a valleytronic-based NOT gate in Fig. 12. The total conductance as a function of input voltage $V_{IN}$ is calculated as $G_{\text{total}}(V_{IN}) = G_+(V_{IN}) + G_-(V_{IN})$ and the $V_{G2} = -0.2$ is a fixed reference voltage. The input signal is fed into the gate via $V_{IN}$. For $V_{IN} \leq 0$, the output total conductance is switched into a stable oscillation between $G_{\text{total}}(V_{IN} \leq 0) \approx 0.007G_0$ and $G_{\text{total}}(V_{IN} \approx 0) \approx 0.099G_0$ while for $V_{IN} \geq 0.15$ the output conductance is switched off with $G_{\text{total}}$ in the order of $G_{\text{total}}(V_{IN} \geq 0.15) \approx 10^{-6}G_0$. This suggests that the implementation of NOT requires a minimum high/low input voltage difference of $\Delta V_{IN} \approx 0.15$, which corresponds to a well-achievable value of approximately 150 meV. The switching time delay can be obtained via a full simulation that takes into account detail device geometry, and is beyond the scope of this work.


